Login
Search for:


Previous | Next

From: Crown (all posts)
Date: 1998-06-03
Subject: RAM refresh
Hi there,

I've measured again. :) This time the RAM refresh cycles.
During RAM refresh the memory area $FF00-$FFFF is acessed.
It is acessed by the CPU memory config, so if RAM is turned on,
the read value will come from RAM, and if ROM it will come from the ROM address.
The counter is reset in line 0, so in line 0 it will read
$ff00 $ff01 $ff02 $ff03 $ff04, and in line 1 it will read
$ff05 $ff06 $ff07 $ff08 $ff09 ... and so on. In line 51
$ffff $ff00 $ff01 $ff02 $ff03 ... and so on.

Tibor Biczo / Crown of GOTU

Copyright © Plus/4 World Team, 2001-2024. Support Plus/4 World on Patreon